RadiSys EPC-2 Specifications Page 86

  • Download
  • Add to my manuals
  • Print
  • Page
    / 130
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 85
EPC-7 Hardware Reference
IF SBER is asserted by itself, then a BERR response occurred to one of the VME
accesses. If both SBER and VXR bits are asserted, then the checking described in
point 1 must be followed to determine the source of the VXR.
Two conditions generate hardware resets that include resetting all of the hardware.
One is receipt of VME SYSREST with bit SRIE set. The other is expiration of the
watchdog timer period, when bit WDA is set (meaning that one wants the watchdog
timer to generate a reset rather than an interrupt).
77
Page 76
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Page view 85
1 2 ... 81 82 83 84 85 86 87 88 89 90 91 ... 129 130

Comments to this Manuals

No comments